P
Not Specified Permanent

San Jose, California · USA job

SPE Applications/Validation Engineering

PLDA

San Jose, California

Job description

Overview

In this role you will analyze and debug complex DRAM and memory-interface issues across DDR4/DDR5 for server platforms, supporting international customers in Asia. You'll drive qualification of new designs, assist in validating memory interface chips, and communicate technical insights to customers and internal teams. The position blends deep hardware analysis with field support, aiming to accelerate design wins and product quality. This is a technically-rich, customer-facing role at Rambus, with hybrid work options.

Compensation / Benefits
  • hybrid work model
  • base salary and bonus
  • equity and employee benefits
  • global collaboration
  • career development opportunities
  • inclusive culture
Responsibilities
  • Analyze and debug server memory issues and manage customer inquiries to closure
  • Support qualification of new chip designs to secure customer design wins
  • Assist with validation and debugging of DDR5 server memory interface chips
  • Collect and analyze system-level signal integrity data
  • Conduct failure analysis and prepare 8D reports
  • Gather customer feedback and relay it to Marketing and Engineering
  • Present technical updates to customers and management in written and oral form
  • Prepare technical documentation such as datasheets, user guides and application notes
Key requirements
  • DDR4/DDR5 DIMM memory operation experience in server environments
  • Understanding of signal integrity at 3 GHz and above
  • Experience with power management and I2C/I3C interfaces
  • Probing with high-speed equipment and lab instrumentation
  • Root-cause problem solving techniques (e.g., fishbone, DOE)
  • Knowledge of MRC BIOS code and server platform debug tools (preferred)
  • Scripting ability (Perl, Tcl, Python) for data analysis and automation
  • Willingness to travel internationally
  • BS degree or higher in Electrical Engineering or related field
  • 12+ years in hardware design, validation, or applications engineering
  • Excellent verbal and written communication in English and Korean
  • customer-focused collaboration
  • strong analytical and structured problem-solving
  • DDR4/DDR5 memory operation in servers
  • signal integrity analysis at high clock rates
  • power management and I2C/I3C interfaces

Explore related USA jobs

Similar jobs you may like

Related roles with a similar title and location.

Same category Same location Same country

Process Control Engineer III

Calpine Operating Services Company

Middletown, California, United States · 95461

Same category Same location Same country

Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Annapurna Labs (U.S.) Inc.

Cupertino, California, United States · 95014

Same category Same location Same country

ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs

Annapurna Labs (U.S.) Inc.

Cupertino, California, United States · 95014

Same category Same location Same country

Process Engineer

Avantor

Carpinteria, California, United States · 93014

Same category Same location Same country

Building Maintenance Technician

US AMR-Jones Lang LaSalle Americas, Inc.

Seal Beach, California, United States · 90740

Same category Same location Same country

RF Design Engineer, In Building

Communication Technology Services Inc

Corona, California, United States · 92880

Same category Same location Same country

Structural Principal Engineer

Cannon Corp

Irvine, California, United States · 92619

Same category Same location Same country

Aviation Maintenance Technician

American Airlines

Los Angeles, California, United States · 90001

Need help finding a job?

Chat with our AI assistant.