C
Full Time Any

Irvine, California · USA job

Principal DFT Engineer

Celero Communications, Inc.

Irvine, California

Job description

Principal DFT Engineer

Irvine, California, United States

Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high quality, high volume production of complex ASIC and SoC products.

What You Will Do

Develop and implement DFT architecture for ASIC and SoC designs.
Perform scan insertion, scan chain planning, and scan compression implementation.
Generate and validate ATPG patterns and analyze fault coverage results.
Implement and verify MBIST, and other on-chip test features.
Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
Support JTAG and boundary-scan implementation and debug.
Drive DFT signoff activities and manufacturing test readiness.
Participate in silicon bring-up, failure analysis, and yield improvement efforts.
What You Will Bring

Bachelors degree in Electrical Engineering, Computer Engineering, or related field.
8+ years of ASIC/SoC DFT experience.
Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
Knowledge of Verilog/SystemVerilog and digital design fundamentals.
Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
Results-driven engineer with strong debugging abilities.
Comfortable working in fast-paced cross-functional environments.
Passion for delivering high-quality silicon products.
Preferred Qualifications

Experience with advanced-node semiconductor technologies.
Hands-on experience with MBIST, compression architectures, and JTAG.
Knowledge of timing closure, physical design impacts, and low-power design techniques.
Experience supporting silicon validation and manufacturing production ramps.
Strong communication and cross-functional collaboration skills.

Annual Base Salary Range for US: $200,000 - $240,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Explore related USA jobs

Similar jobs you may like

Related roles with a similar title and location.

Same category Same location Same country

Process Control Engineer III

Calpine Operating Services Company

Middletown, California, United States · 95461

Same category Same location Same country

Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Annapurna Labs (U.S.) Inc.

Cupertino, California, United States · 95014

Same category Same location Same country

ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs

Annapurna Labs (U.S.) Inc.

Cupertino, California, United States · 95014

Same category Same location Same country

Process Engineer

Avantor

Carpinteria, California, United States · 93014

Same category Same location Same country

Building Maintenance Technician

US AMR-Jones Lang LaSalle Americas, Inc.

Seal Beach, California, United States · 90740

Same category Same location Same country

Sr. Electrical Engineer (R&D)

Butcher Power Products

Rancho Cordova, California, United States · 95742

Same category Same location Same country

Associate Mechanical Engineer

Seek Thermal

Santa Barbara, California, United States · 93101

Same category Same location Same country

Electrical Engineer III

Calpine Corp

Middletown, California, United States · 95461

Need help finding a job?

Chat with our AI assistant.